Searched refs:R8A77965_CLK_S3D1 (Results 1 - 10 of 10) sorted by relevance

/u-boot/drivers/clk/renesas/
H A Dr8a77965-cpg-mssr.c96 DEF_FIXED("s3d1", R8A77965_CLK_S3D1, CLK_S3, 1, 1),
144 DEF_MOD("sys-dmac2", 217, R8A77965_CLK_S3D1),
145 DEF_MOD("sys-dmac1", 218, R8A77965_CLK_S3D1),
159 DEF_MOD("pcie1", 318, R8A77965_CLK_S3D1),
160 DEF_MOD("pcie0", 319, R8A77965_CLK_S3D1),
161 DEF_MOD("usb3-if0", 328, R8A77965_CLK_S3D1),
162 DEF_MOD("usb-dmac0", 330, R8A77965_CLK_S3D1),
163 DEF_MOD("usb-dmac1", 331, R8A77965_CLK_S3D1),
179 DEF_MOD("hscif4", 516, R8A77965_CLK_S3D1),
180 DEF_MOD("hscif3", 517, R8A77965_CLK_S3D1),
[all...]
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dr8a77965-cpg-mssr.h31 #define R8A77965_CLK_S3D1 20 macro

Completed in 183 milliseconds