Searched refs:PMU_REG_HSIC_1P2_CLR_ENABLE_ILIMIT_MASK (Results 1 - 1 of 1) sorted by relevance

/u-boot/arch/arm/include/asm/arch-mx7/
H A Dcrm_regs.h1251 #define PMU_REG_HSIC_1P2_CLR_ENABLE_ILIMIT_MASK 0x4u macro

Completed in 98 milliseconds