Searched refs:MISC_ENABLE_MWAIT (Results 1 - 2 of 2) sorted by relevance

/u-boot/arch/x86/cpu/apollolake/
H A Dcpu.c128 msr_clrsetbits_64(MSR_IA32_MISC_ENABLE, MISC_ENABLE_MWAIT, 0);
/u-boot/arch/x86/include/asm/
H A Dmsr-index.h125 #define MISC_ENABLE_MWAIT BIT_ULL(18) macro

Completed in 99 milliseconds