Searched refs:MISC_ENABLE_L3CACHE_DISABLE (Results 1 - 1 of 1) sorted by relevance

/u-boot/arch/x86/include/asm/
H A Dmsr-index.h134 #define MISC_ENABLE_L3CACHE_DISABLE BIT_ULL(6) macro

Completed in 48 milliseconds