Searched refs:DDR_PLL_CONFIG1_NINT_VAL (Results 1 - 1 of 1) sorted by relevance
/u-boot/arch/mips/mach-ath79/qca956x/ | ||
H A D | clk.c | 163 #define DDR_PLL_CONFIG1_NINT_VAL DDR_PLL_CONFIG1_NINT_SET(0x1a) macro 268 DDR_PLL_CONFIG1_NINT_VAL); |
Completed in 80 milliseconds