/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt8365.c | 97 PLL_FACTOR(CLK_TOP_UNIVPLL1_D2, "univpll1_d2", CLK_APMIXED_UNIVPLL, 1, 4), 158 CLK_TOP_UNIVPLL1_D2, 167 CLK_TOP_UNIVPLL1_D2, 217 CLK_TOP_UNIVPLL1_D2, 229 CLK_TOP_UNIVPLL1_D2, 330 CLK_TOP_UNIVPLL1_D2, 339 CLK_TOP_UNIVPLL1_D2, 367 CLK_TOP_UNIVPLL1_D2, 376 CLK_TOP_UNIVPLL1_D2, 385 CLK_TOP_UNIVPLL1_D2, [all...] |
H A D | clk-mt8512.c | 91 FACTOR1(CLK_TOP_UNIVPLL1_D2, CLK_TOP_UNIVPLL, 1, 4), 171 CLK_TOP_UNIVPLL1_D2, 200 CLK_TOP_UNIVPLL1_D2, 318 CLK_TOP_UNIVPLL1_D2, 344 CLK_TOP_UNIVPLL1_D2, 375 CLK_TOP_UNIVPLL1_D2, 412 CLK_TOP_UNIVPLL1_D2, 428 CLK_TOP_UNIVPLL1_D2,
|
/u-boot/dts/upstream/include/dt-bindings/clock/ |
H A D | mt8135-clk.h | 43 #define CLK_TOP_UNIVPLL1_D2 32 macro
|
H A D | mt7629-clk.h | 50 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
/u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
H A D | mt7622-clk.h | 44 #define CLK_TOP_UNIVPLL1_D2 32 macro
|
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
H A D | mt7622-clk.h | 44 #define CLK_TOP_UNIVPLL1_D2 32 macro
|
/u-boot/arch/arm/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
H A D | mt7622-clk.h | 44 #define CLK_TOP_UNIVPLL1_D2 32 macro
|
/u-boot/arch/mips/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
H A D | mt7622-clk.h | 44 #define CLK_TOP_UNIVPLL1_D2 32 macro
|
/u-boot/arch/x86/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
H A D | mt7622-clk.h | 44 #define CLK_TOP_UNIVPLL1_D2 32 macro
|
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|
/u-boot/include/dt-bindings/clock/ |
H A D | mt7629-clk.h | 53 #define CLK_TOP_UNIVPLL1_D2 40 macro
|
H A D | mt8512-clk.h | 27 #define CLK_TOP_UNIVPLL1_D2 16 macro
|