Searched refs:CLK_TOP_UNIVPLL1_D2 (Results 1 - 25 of 55) sorted by relevance

123

/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c97 PLL_FACTOR(CLK_TOP_UNIVPLL1_D2, "univpll1_d2", CLK_APMIXED_UNIVPLL, 1, 4),
158 CLK_TOP_UNIVPLL1_D2,
167 CLK_TOP_UNIVPLL1_D2,
217 CLK_TOP_UNIVPLL1_D2,
229 CLK_TOP_UNIVPLL1_D2,
330 CLK_TOP_UNIVPLL1_D2,
339 CLK_TOP_UNIVPLL1_D2,
367 CLK_TOP_UNIVPLL1_D2,
376 CLK_TOP_UNIVPLL1_D2,
385 CLK_TOP_UNIVPLL1_D2,
[all...]
H A Dclk-mt8512.c91 FACTOR1(CLK_TOP_UNIVPLL1_D2, CLK_TOP_UNIVPLL, 1, 4),
171 CLK_TOP_UNIVPLL1_D2,
200 CLK_TOP_UNIVPLL1_D2,
318 CLK_TOP_UNIVPLL1_D2,
344 CLK_TOP_UNIVPLL1_D2,
375 CLK_TOP_UNIVPLL1_D2,
412 CLK_TOP_UNIVPLL1_D2,
428 CLK_TOP_UNIVPLL1_D2,
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt8135-clk.h43 #define CLK_TOP_UNIVPLL1_D2 32 macro
H A Dmt7629-clk.h50 #define CLK_TOP_UNIVPLL1_D2 40 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
H A Dmt7622-clk.h44 #define CLK_TOP_UNIVPLL1_D2 32 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
H A Dmt7622-clk.h44 #define CLK_TOP_UNIVPLL1_D2 32 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
H A Dmt7622-clk.h44 #define CLK_TOP_UNIVPLL1_D2 32 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
H A Dmt7622-clk.h44 #define CLK_TOP_UNIVPLL1_D2 32 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
H A Dmt7622-clk.h44 #define CLK_TOP_UNIVPLL1_D2 32 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro
/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h53 #define CLK_TOP_UNIVPLL1_D2 40 macro
H A Dmt8512-clk.h27 #define CLK_TOP_UNIVPLL1_D2 16 macro

Completed in 139 milliseconds

123