Searched refs:CLK_TOP_RG_APLL1_D2_EN (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8516-clk.h201 #define CLK_TOP_RG_APLL1_D2_EN 76 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt8516-clk.h145 #define CLK_TOP_RG_APLL1_D2_EN 113 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8516.c100 FACTOR1(CLK_TOP_APLL1_D4, CLK_TOP_RG_APLL1_D2_EN, 1, 2),
413 CLK_TOP_RG_APLL1_D2_EN,
715 GATE_TOP4_I(CLK_TOP_RG_APLL1_D2_EN, CLK_TOP_APLL1_D2, 8),

Completed in 241 milliseconds