Searched refs:CLK_TOP_PCIE1_MCU_SEL (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h117 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt7629-clk.h113 #define CLK_TOP_PCIE1_MCU_SEL 103 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c410 MUX_GATE(CLK_TOP_PCIE1_MCU_SEL, scp_parents, 0xB0, 16, 2, 23),

Completed in 231 milliseconds