Searched refs:CLK_TOP_NFI_INFRA_SEL (Results 1 - 20 of 20) sorted by relevance
| /u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/arch/arm/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/arch/mips/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/arch/x86/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 93 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 75 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/dts/upstream/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 89 #define CLK_TOP_NFI_INFRA_SEL 79 macro
|
| H A D | mt7622-clk.h | 74 #define CLK_TOP_NFI_INFRA_SEL 62 macro
|
| /u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 320 MUX_GATE(CLK_TOP_NFI_INFRA_SEL, nfi_infra_parents, 0x50, 16, 4, 23),
446 GATE_PERI0(CLK_PERI_SNFI_PD, CLK_TOP_NFI_INFRA_SEL, 29),
|
| H A D | clk-mt7629.c | 141 FACTOR1(CLK_TOP_SF, CLK_TOP_NFI_INFRA_SEL, 1, 1),
373 MUX_GATE(CLK_TOP_NFI_INFRA_SEL, nfi_infra_parents, 0x50, 16, 4, 23),
|
Completed in 292 milliseconds