Searched refs:CLK_TOP_MSDC30_3_SEL (Results 1 - 14 of 14) sorted by relevance
/u-boot/dts/upstream/include/dt-bindings/clock/ |
H A D | mt8135-clk.h | 83 #define CLK_TOP_MSDC30_3_SEL 72 macro
|
H A D | mediatek,mt6795-clk.h | 107 #define CLK_TOP_MSDC30_3_SEL 96 macro
|
H A D | mt8173-clk.h | 109 #define CLK_TOP_MSDC30_3_SEL 99 macro
|
H A D | mt2701-clk.h | 126 #define CLK_TOP_MSDC30_3_SEL 115 macro
|
H A D | mt2712-clk.h | 146 #define CLK_TOP_MSDC30_3_SEL 115 macro
|
/u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/arch/arm/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/arch/mips/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/arch/x86/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/include/dt-bindings/clock/ |
H A D | mt7623-clk.h | 139 #define CLK_TOP_MSDC30_3_SEL 125 macro
|
/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt7623.c | 560 MUX_GATE(CLK_TOP_MSDC30_3_SEL, msdc30_parents, 0xE0, 8, 3, 15), 664 GATE_PERI0(CLK_PERI_MSDC30_3, CLK_TOP_MSDC30_3_SEL, 16),
|
Completed in 325 milliseconds