Searched refs:CLK_TOP_MFGPLL (Results 1 - 11 of 11) sorted by relevance

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt6765-clk.h73 #define CLK_TOP_MFGPLL 38 macro
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h15 #define CLK_TOP_MFGPLL 5 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c109 PLL_FACTOR(CLK_TOP_MFGPLL, "mfgpll_ck", CLK_APMIXED_MFGPLL, 1, 1),
174 CLK_TOP_MFGPLL,

Completed in 284 milliseconds