Searched refs:CLK_TOP_IRTX_SEL (Results 1 - 20 of 20) sorted by relevance
| /u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/arch/arm/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/arch/mips/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/arch/x86/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 114 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 96 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/dts/upstream/include/dt-bindings/clock/ |
| H A D | mt7629-clk.h | 110 #define CLK_TOP_IRTX_SEL 100 macro
|
| H A D | mt7622-clk.h | 95 #define CLK_TOP_IRTX_SEL 83 macro
|
| /u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt7622.c | 352 MUX_GATE(CLK_TOP_IRTX_SEL, f10m_ref_parents, 0xA0, 24, 1, 31),
452 GATE_PERI1(CLK_PERI_IRTX_PD, CLK_TOP_IRTX_SEL, 2),
|
| H A D | clk-mt7629.c | 405 MUX_GATE(CLK_TOP_IRTX_SEL, irrx_parents, 0xA0, 24, 1, 31),
|
Completed in 291 milliseconds