Searched refs:CLK_TOP_I2S0_MCK_SEL (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/include/dt-bindings/clock/
H A Dmt7622-clk.h102 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt7622-clk.h101 #define CLK_TOP_I2S0_MCK_SEL 89 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt7622.c362 MUX(CLK_TOP_I2S0_MCK_SEL, apll1_ck_parents, 0x120, 8, 1),

Completed in 157 milliseconds