Searched refs:CLK_TOP_GCPU_CPM_SEL (Results 1 - 19 of 19) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h101 #define CLK_TOP_GCPU_CPM_SEL 90 macro
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h111 #define CLK_TOP_GCPU_CPM_SEL 101 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c475 MUX_GATE(CLK_TOP_GCPU_CPM_SEL, gcpu_cpm_parents, 0x0e0, 8, 2, 15),
H A Dclk-mt8512.c554 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_GCPU_CPM_SEL, gcpu_cpm_parents,

Completed in 161 milliseconds