Searched refs:CLK_TOP_ETH_500M (Results 1 - 20 of 20) sorted by relevance

/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/include/dt-bindings/clock/
H A Dmt7629-clk.h27 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt7629-clk.h24 #define CLK_TOP_ETH_500M 14 macro
H A Dmt7622-clk.h67 #define CLK_TOP_ETH_500M 55 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt7622.c138 FACTOR0(CLK_TOP_ETH_500M, CLK_APMIXED_ETH1PLL, 1, 1),
505 GATE_ETH(CLK_ETH_ESW_EN, CLK_TOP_ETH_500M, 6),
H A Dclk-mt7629.c91 FACTOR0(CLK_TOP_ETH_500M, CLK_APMIXED_ETH1PLL, 1, 1),
519 GATE_ETH1(CLK_ETH_ESW_EN, CLK_TOP_ETH_500M, 16),

Completed in 315 milliseconds