Searched refs:CLK_TOP_DISP_PWM_SEL (Results 1 - 12 of 12) sorted by relevance
/u-boot/dts/upstream/include/dt-bindings/clock/ |
H A D | mt6765-clk.h | 150 #define CLK_TOP_DISP_PWM_SEL 115 macro
|
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
H A D | mt8192-clk.h | 45 #define CLK_TOP_DISP_PWM_SEL 33 macro
|
/u-boot/arch/arm/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/arch/x86/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/arch/mips/dts/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/include/dt-bindings/clock/ |
H A D | mediatek,mt8365-clk.h | 93 #define CLK_TOP_DISP_PWM_SEL 83 macro
|
/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt8365.c | 452 MUX_GATE(CLK_TOP_DISP_PWM_SEL, disp_pwm_parents, 0x090, 16, 2, 23), 649 GATE_IFR4(CLK_IFR_DISP_PWM, CLK_TOP_DISP_PWM_SEL, 2),
|
Completed in 751 milliseconds