Searched refs:CLK_TOP_CAMTM_SEL (Results 1 - 12 of 12) sorted by relevance

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt6765-clk.h160 #define CLK_TOP_CAMTM_SEL 125 macro
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
H A Dmt8192-clk.h65 #define CLK_TOP_CAMTM_SEL 53 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h102 #define CLK_TOP_CAMTM_SEL 92 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c464 MUX_GATE(CLK_TOP_CAMTM_SEL, senif_parents, 0x0c0, 0, 2, 7),

Completed in 294 milliseconds