Searched refs:CLK_TOP_AUD_SPDIF_SEL (Results 1 - 19 of 19) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h88 #define CLK_TOP_AUD_SPDIF_SEL 77 macro
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h92 #define CLK_TOP_AUD_SPDIF_SEL 82 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c451 MUX_GATE(CLK_TOP_AUD_SPDIF_SEL, aud_spdif_parents, 0x090, 8, 1, 15),
H A Dclk-mt8512.c511 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_AUD_SPDIF_SEL, aud_spdif_parents,

Completed in 178 milliseconds