Searched refs:CLK_TOP_APU_SEL (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h112 #define CLK_TOP_APU_SEL 102 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c476 MUX_GATE(CLK_TOP_APU_SEL, apu_parents, 0x0e0, 16, 3, 23),

Completed in 238 milliseconds