Searched refs:CLK_TOP_APLL_I2S0_SEL (Results 1 - 9 of 9) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h115 #define CLK_TOP_APLL_I2S0_SEL 105 macro

Completed in 213 milliseconds