Searched refs:CLK_TOP_APLL1_D3 (Results 1 - 12 of 12) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmt8512-clk.h48 #define CLK_TOP_APLL1_D3 37 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt2712-clk.h217 #define CLK_TOP_APLL1_D3 186 macro
H A Dmediatek,mt8188-clk.h142 #define CLK_TOP_APLL1_D3 131 macro
H A Dmt8195-clk.h175 #define CLK_TOP_APLL1_D3 163 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8512.c112 FACTOR0(CLK_TOP_APLL1_D3, CLK_APMIXED_APLL1, 1, 3),
228 CLK_TOP_APLL1_D3,

Completed in 215 milliseconds