Searched refs:CLK_TOP_APLL12_CK_DIV4B (Results 1 - 20 of 20) sorted by relevance
/u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/arch/arm/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/arch/mips/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/arch/x86/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 118 #define CLK_TOP_APLL12_CK_DIV4B 94 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/dts/upstream/include/dt-bindings/clock/ |
H A D | mt8516-clk.h | 201 #define CLK_TOP_APLL12_CK_DIV4B 169 macro
|
H A D | mediatek,mt8365-clk.h | 127 #define CLK_TOP_APLL12_CK_DIV4B 117 macro
|
/u-boot/drivers/clk/mediatek/ |
H A D | clk-mt8365.c | 550 GATE_TOP2(CLK_TOP_AUD_TDMOUT_B, CLK_TOP_APLL12_CK_DIV4B, 5),
|
H A D | clk-mt8516.c | 727 GATE_TOP5(CLK_TOP_APLL12_DIV4B, CLK_TOP_APLL12_CK_DIV4B, 5),
|
Completed in 212 milliseconds