Searched refs:CLK_TOP_APLL12_CK_DIV1 (Results 1 - 22 of 22) sorted by relevance
| /u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/arch/arm/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/arch/mips/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/arch/x86/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 114 #define CLK_TOP_APLL12_CK_DIV1 90 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| /u-boot/dts/upstream/include/dt-bindings/clock/ |
| H A D | mt8516-clk.h | 197 #define CLK_TOP_APLL12_CK_DIV1 165 macro
|
| H A D | mediatek,mt8365-clk.h | 123 #define CLK_TOP_APLL12_CK_DIV1 113 macro
|
| H A D | mt8186-clk.h | 151 #define CLK_TOP_APLL12_CK_DIV1 132 macro
|
| H A D | mediatek,mt8188-clk.h | 191 #define CLK_TOP_APLL12_CK_DIV1 180 macro
|
| /u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt8365.c | 546 GATE_TOP2(CLK_TOP_AUD_I2S1_M, CLK_TOP_APLL12_CK_DIV1, 1),
|
| H A D | clk-mt8516.c | 723 GATE_TOP5(CLK_TOP_APLL12_DIV1, CLK_TOP_APLL12_CK_DIV1, 1),
|
Completed in 184 milliseconds