Searched refs:CLK_IFR_PWRAP_SPI (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h202 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h200 #define CLK_IFR_PWRAP_SPI 47 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c662 GATE_IFR5(CLK_IFR_PWRAP_SPI, CLK_TOP_CLK26M, 13),

Completed in 139 milliseconds