Searched refs:CLK_IFR_PWM_HCLK (Results 1 - 11 of 11) sorted by relevance

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt6765-clk.h171 #define CLK_IFR_PWM_HCLK 7 macro
H A Dmediatek,mt8365-clk.h160 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h162 #define CLK_IFR_PWM_HCLK 7 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c620 GATE_IFR2(CLK_IFR_PWM_HCLK, CLK_TOP_AXI_SEL, 15),

Completed in 312 milliseconds