Searched refs:CLK_IFR_PWM1 (Results 1 - 11 of 11) sorted by relevance

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmt6765-clk.h172 #define CLK_IFR_PWM1 8 macro
H A Dmediatek,mt8365-clk.h161 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h163 #define CLK_IFR_PWM1 8 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c621 GATE_IFR2(CLK_IFR_PWM1, CLK_TOP_PWM_SEL, 16),

Completed in 140 milliseconds