Searched refs:CLK_IFR_MSDC1_SF (Results 1 - 10 of 10) sorted by relevance
| /u-boot/arch/arm/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/arch/x86/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/arch/mips/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 194 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/dts/upstream/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 192 #define CLK_IFR_MSDC1_SF 39 macro
|
| /u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt8365.c | 654 GATE_IFR5(CLK_IFR_MSDC1_SF, CLK_TOP_MSDC50_0_SEL, 1),
|
Completed in 294 milliseconds