Searched refs:CLK_IFR_MSDC1_HCLK (Results 1 - 10 of 10) sorted by relevance

/u-boot/arch/arm/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/arch/microblaze/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/arch/xtensa/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/arch/sandbox/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/arch/x86/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/arch/nios2/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/arch/mips/dts/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h179 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/dts/upstream/include/dt-bindings/clock/
H A Dmediatek,mt8365-clk.h177 #define CLK_IFR_MSDC1_HCLK 24 macro
/u-boot/drivers/clk/mediatek/
H A Dclk-mt8365.c638 GATE_IFR3(CLK_IFR_MSDC1_HCLK, CLK_TOP_AXI_SEL, 4),

Completed in 243 milliseconds