Searched refs:CLK_IFR_DSP_UART (Results 1 - 10 of 10) sorted by relevance
| /u-boot/arch/arm/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/arch/microblaze/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/arch/xtensa/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/arch/sandbox/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/arch/x86/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/arch/nios2/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/arch/mips/dts/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 172 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/dts/upstream/include/dt-bindings/clock/ |
| H A D | mediatek,mt8365-clk.h | 170 #define CLK_IFR_DSP_UART 17 macro
|
| /u-boot/drivers/clk/mediatek/ |
| H A D | clk-mt8365.c | 630 GATE_IFR2(CLK_IFR_DSP_UART, CLK_TOP_UART_SEL, 26),
|
Completed in 214 milliseconds