Searched refs:CLKID_MPLL_50M_DIV (Results 1 - 2 of 2) sorted by relevance

/u-boot/dts/upstream/include/dt-bindings/clock/
H A Damlogic,s4-pll-clkc.h31 #define CLKID_MPLL_50M_DIV 21 macro
H A Dg12a-clkc.h187 #define CLKID_MPLL_50M_DIV 176 macro

Completed in 174 milliseconds