Searched refs:CCR (Results 1 - 12 of 12) sorted by relevance

/u-boot/arch/sh/include/asm/
H A Dcpu_sh7763.h11 #define CCR 0xFF00001C macro
H A Dcpu_sh7734.h11 #define CCR 0xFF00001C macro
H A Dcpu_sh7757.h9 #define CCR 0xFF00001C macro
H A Dcpu_sh7752.h9 #define CCR 0xFF00001C macro
H A Dcpu_sh7753.h9 #define CCR 0xFF00001C macro
H A Dcpu_sh7750.h28 #define CCR 0xFF00001C macro
H A Dcpu_sh7723.h29 #define CCR 0xFF00001C macro
H A Dcpu_sh7780.h28 #define CCR 0xFF00001C macro
H A Dcpu_sh7722.h29 #define CCR 0xFF00001C macro
/u-boot/arch/sh/cpu/sh4/
H A Dcache.c44 ccr = inl(CCR);
50 outl(CCR_CACHE_STOP, CCR);
52 outl(CCR_CACHE_INIT, CCR);
/u-boot/drivers/clk/
H A Dclk-xlnx-clock-wizard.c24 #define CCR(x) (0x200 + ((x) * 4)) macro
26 #define FBOUT_CFG CCR(0)
38 #define FBOUT_PHASE CCR(1)
40 #define OUT_CFG(x) CCR(2 + ((x) * 3))
49 #define OUT_PHASE(x) CCR(3 + ((x) * 3))
50 #define OUT_DUTY(x) CCR(4 + ((x) * 3))
52 #define CTRL CCR(23)
/u-boot/board/renesas/r2dplus/
H A Dlowlevel_init.S73 CCR_A: .long CCR /* Cache Control Register */

Completed in 175 milliseconds