Searched refs:page (Results 1 - 25 of 31) sorted by relevance

12

/seL4-test-master/projects/seL4_libs/libsel4utils/arch_include/arm/sel4utils/arch/
H A Dpage.h14 #include <vspace/arch/page.h>
/seL4-test-master/projects/seL4_libs/libsel4utils/arch_include/riscv/sel4utils/arch/
H A Dpage.h14 #include <vspace/arch/page.h>
/seL4-test-master/projects/seL4_libs/libsel4utils/arch_include/x86/sel4utils/arch/
H A Dpage.h14 #include <vspace/arch/page.h>
/seL4-test-master/projects/util_libs/libplatsupport/src/
H A Dcommon.h18 #include <utils/page.h>
/seL4-test-master/projects/seL4_libs/libsel4utils/include/sel4utils/
H A Dpage.h15 #include <vspace/page.h>
H A Dutil.h21 #include <vspace/page.h>
H A Dmapping.h23 /* Map a page to a virtual address, allocating a page table if necessary.
27 * @param pd page directory to map the page into
28 * @param page capability to the page to map in
29 * @param vaddr unmapped virtual address to map the page into
30 * @param rights permissions to map the page with
31 * @param cacheable 1 if the page should be cached (0 if it is for DMA)
42 /** convenient wrapper this if you don't want to track allocated page table
[all...]
/seL4-test-master/tools/seL4/elfloader-tool/src/arch-riscv/
H A Dboot.c28 // page table entry (PTE) field
81 for (int page = 0; index < PTES_PER_PT; index++, page++) {
83 (page << PT_LEVEL_2_BITS));
100 for (int page = 0; index < PTES_PER_PT; index++, page++) {
102 (page << PT_LEVEL_2_BITS));
/seL4-test-master/projects/seL4_libs/libsel4simple-default/src/arch/riscv/
H A Ddefault.c22 #include <vspace/page.h>
/seL4-test-master/projects/seL4_libs/libsel4vspace/include/vspace/
H A Dpage.h19 #include <vspace/arch/page.h>
H A Dmapping.h18 #include <vspace/arch/page.h>
36 * page table */
59 /* As per vspace_get_map_obj but returns operations and sizes for virtual page tables */
H A Dvspace.h20 #include <vspace/page.h>
38 /* Number of bits for each page */
48 * @param size_bits size bits of each page
147 * A 4k guard page will also be reserved in the address space
156 * Callback invoked when accessing a page through vspace_access_page_with_callback
159 * @param vaddr the virtual address of the mapped page in the destination vspace.
167 * Access a page from one vspace in another.
169 * Duplicate a page mapping out of the 'from' vspace into the 'to' vspace for subsequent access
170 * by a caller defined callback function. The page will be unmapped after the callback function
174 * @param from vspace to access page fro
[all...]
/seL4-test-master/projects/seL4_libs/libsel4utils/src/
H A Diommu_dma.c44 seL4_CPtr page = vspace_get_cap(dma->iospaces + i, (void *)addr); local
46 assert(page);
48 vka_cspace_make_path(&dma->vka, page, &page_path);
50 vka_cspace_free(&dma->vka, page);
62 /* for each page duplicate and map it into all the iospaces */
68 seL4_CPtr page = vspace_get_cap(&dma->vspace, (void *)addr); local
69 if (!page) {
77 if (page == last_page) {
82 last_page = page;
83 vka_cspace_make_path(&dma->vka, page,
[all...]
H A Dmapping.c61 /* this is the case where the allocation of the page table needed to map in
62 * a page table for the meta data, so delete this one and continue */
67 ZF_LOGE("Failed to map page table %d", error);
74 ZF_LOGE("Failed to map page at address %p with cap %"PRIuPTR", error: %d", vaddr, frame, error);
116 void *sel4utils_dup_and_map(vka_t *vka, vspace_t *vspace, seL4_CPtr page, size_t size_bits) argument
125 vka_cspace_make_path(vka, page, &page_path);
/seL4-test-master/kernel/manual/parts/
H A Dvspace.tex47 For some architectures, the top-level page table can be invoked for cache operations.
48 By making these cache related operations invocations on page directory capabilities in addition to
49 the page capabilities themselves, the
50 API allows users more flexible policy options. For example, a process that has delegated a page
59 in the 32-bit address space, and forms the top-level paging structure. Second level page-tables
91 ARM AArch32 processors have a two-level page-table structure.
92 The top-level page directory covers a range of 4\,GiB and each page table covers a 1\,MiB range.
103 ARM AArch64 processors have a four-level page-table structure, where the VSpace is realised as a
155 To map a page readabl
[all...]
H A Dio.tex128 page-table structure used by IOMMU hardware to translate hardware
138 \obj{VSpace} page faults are redirected to the thread's exception handler (see \autoref{sec:faults}),
163 The IOMMU page-table structure has three levels.
166 and the address to map at. Three levels of page tables must be mapped before
208 consistent when there are changes to any valid page table mapping entries.
217 context banks, bind context banks to page translation structures, implement
255 bank. It can be used to bind and unbind a VSpace to assign what page
325 formats). Therefore, there is no need to provide a new set of page structure caps
417 two types of TLB invalidation operations: invalidating a page table entry using
418 its ASID (triggered by updating a page tabl
[all...]
/seL4-test-master/projects/seL4_libs/libsel4vspace/src/
H A Dvspace.c15 #include <utils/page.h>
22 /* one extra page for the guard */
30 /* reserve the first page as the guard */
56 void *vspace_new_ipc_buffer(vspace_t *vspace, seL4_CPtr *page) argument
64 *page = vspace_get_cap(vspace, vaddr);
107 ZF_LOGE("Failed to access page");
/seL4-test-master/projects/util_libs/libutils/include/utils/
H A Dutil.h35 #include <utils/page.h>
/seL4-test-master/projects/seL4_libs/libsel4utils/src/vspace/
H A Dbootstrap.c24 * for each bottom level page table. Future vspaces can then use the initial vspace
25 * to allocate bottom level page tables until memory runs out.
98 ZF_LOGE("Object must be multiple of base page size");
263 /* What we need to do is bootstrap the book keeping information for our page tables.
296 /* create the top level page table from the loading vspace */
407 /* We assume the IPC buffer is less than a page and fits into one page */
432 for (uintptr_t page = res->start; page < res->end - 1; page
[all...]
H A Dvspace.c23 #include <sel4utils/page.h>
211 /* The maximum number of page table levels current Intel hardware implements is 6 */
318 ZF_LOGE("Failed to allocate page number: %d out of %zu", i, num_pages);
463 ZF_LOGE("Failed to unmap page at vaddr %p", vaddr);
738 /* walk along and see just how big this page is */
830 int page; local
838 /* go through, page by page, and duplicate the page cap into the to cspace and
841 for (page
[all...]
/seL4-test-master/projects/seL4_libs/libsel4simple-default/src/arch/x86/
H A Ddefault.c23 #include <vspace/page.h>
/seL4-test-master/projects/seL4_libs/libsel4simple-default/src/arch/arm/
H A Ddefault.c23 #include <vspace/page.h>
/seL4-test-master/projects/sel4test/apps/sel4test-tests/src/tests/
H A Dmulticore.c182 volatile seL4_Word *page; local
184 page = (volatile seL4_Word *)shared_mem;
186 /* Accessing to the new page... */
188 *page = 1;
255 /* Map new page to shared address space */
264 /* Unmap the page */
270 /* We should see page fault */
/seL4-test-master/kernel/manual/
H A Dmanual.tex127 \setcounter{page}{1}
133 \setcounter{page}{1}
/seL4-test-master/tools/riscv-pk/pk/
H A Dmmap.c46 vmr_t* page = (vmr_t*)__page_alloc(); local
48 vmrs = page;

Completed in 195 milliseconds

12