Searched refs:CLK_SPI0 (Results 1 - 8 of 8) sorted by relevance
| /seL4-test-master/projects/util_libs/libplatsupport/plat_include/exynos4/platsupport/plat/ |
| H A D | clock.h | 44 CLK_SPI0, enumerator in enum:clk_id
|
| /seL4-test-master/projects/util_libs/libplatsupport/plat_include/exynos5/platsupport/plat/ |
| H A D | clock.h | 17 CLK_SPI0, enumerator in enum:clk_id
|
| /seL4-test-master/projects/util_libs/libplatsupport/plat_include/zynq7000/platsupport/plat/ |
| H A D | clock.h | 36 CLK_SPI0, enumerator in enum:clk_id
|
| /seL4-test-master/projects/util_libs/libplatsupport/src/plat/exynos5/ |
| H A D | clock.c | 148 case CLK_SPI0:
180 case CLK_SPI0:
367 [CLK_SPI0 ] = &spi0_clk,
408 [CLK_SPI0 ] = 6 * MHZ,
|
| /seL4-test-master/projects/util_libs/libplatsupport/src/plat/exynos4/ |
| H A D | clock.c | 375 [CLK_SPI0] = &spi0_clk,
411 [CLK_SPI0] = 0 * MHZ,
|
| /seL4-test-master/projects/util_libs/libplatsupport/src/plat/zynq7000/ |
| H A D | clock.c | 764 case CLK_SPI0:
825 case CLK_SPI0:
1027 [CLK_SPI0] = &spi0_clk,
1059 [CLK_SPI0] = 200 * MHZ,
|
| /seL4-test-master/projects/util_libs/libplatsupport/src/mach/exynos/ |
| H A D | spi.c | 144 { .regs = NULL, .mux = MUX_SPI0, .clkid = CLK_SPI0 },
|
| /seL4-test-master/projects/sel4_projects_libs/libsel4vmmplatsupport/src/plat/exynos5/devices/ |
| H A D | vclock.c | 192 [CLK_SPI0 ] = CLK_DEFN(spi0_data),
|
Completed in 52 milliseconds