Searched refs:CLK_SDIO0 (Results 1 - 2 of 2) sorted by relevance

/seL4-test-master/projects/util_libs/libplatsupport/plat_include/zynq7000/platsupport/plat/
H A Dclock.h34 CLK_SDIO0, enumerator in enum:clk_id
/seL4-test-master/projects/util_libs/libplatsupport/src/plat/zynq7000/
H A Dclock.c754 case CLK_SDIO0:
815 case CLK_SDIO0:
1023 [CLK_SDIO0] = &sdio0_clk,
1055 [CLK_SDIO0] = 100 * MHZ,

Completed in 26 milliseconds