Searched refs:pins (Results 1 - 2 of 2) sorted by relevance

/seL4-camkes-master/projects/util_libs/libplatsupport/src/plat/tk1/
H A Dmux.c37 * up the signals on pins.
147 } pins[8]; member in struct:tk1_mux_feature_pinmap_
161 * Each descriptor has a list of pins that the controller sends and receives
162 * signals on. Each of the pins' required configuration parameters is also
204 /* These are being mux settings to be used to configure the pins in GPIO
236 /* This is a configuration that overloads UARTB's RTS and CTS pins to allow
409 /* This is a list of the pins whose default state on #RESET is Pull-up. */
459 * buffer. For pins whose internal pull-up is enabled during power-
475 * This function will be used both to disable pins that are not being used,
522 for (int i = 0; i < ARRAY_SIZE(map->pins);
[all...]
/seL4-camkes-master/projects/projects_libs/libplatsupportports/src/plat/tx2/
H A Dmux.c140 } pins[8]; member in struct:tx2_mux_feature_pinmap_
232 /* Turn on tristate first whenever we set the pins parameters to avoid glitching. */
351 for (int i = 0; i < ARRAY_SIZE(map->pins); i++) {
352 if (map->pins[i].gpio_pin == -1) {
357 error = tx2_mux_set_pin_params(mux, &map->pins[i], dir);
372 * minimize the unnecessary power consumption on the unused pins.
374 * If all of the pins in a pad-control group are unused, set the drive strengths and slew rates to minimum.
376 * If all of the pins on a power rail are unused, assert E_NOIOPOWER for that rail in the PMC registers.
392 for (int i = 0; i < ARRAY_SIZE(map->pins); i++) {
393 if (map->pins[
[all...]

Completed in 103 milliseconds