Searched refs:SYS_CTRL_PLLA_CTRL1 (Results 1 - 4 of 4) sorted by relevance

/openwrt/package/boot/uboot-oxnas/files/arch/arm/cpu/arm1136/nas782x/
H A Dclock.c61 writel(fbdiv, SYS_CTRL_PLLA_CTRL1);
72 printf(" plla_ctrl1 : %08x\n", readl(SYS_CTRL_PLLA_CTRL1));
/openwrt/package/boot/uboot-oxnas/files/arch/arm/include/asm/arch-nas782x/
H A Dsysctl.h29 #define SYS_CTRL_PLLA_CTRL1 (SYS_CONTROL_BASE + 0x1F4) macro
/openwrt/target/linux/oxnas/files/drivers/clk/
H A Dclk-oxnas.c51 fbdiv = readl_relaxed(SYS_CTRL_PLLA_CTRL1);
/openwrt/target/linux/oxnas/files/arch/arm/mach-oxnas/include/mach/
H A Dhardware.h51 #define SYS_CTRL_PLLA_CTRL1 IOMEM(OXNAS_SYSCRTL_BASE_VA + 0x1F4) macro

Completed in 115 milliseconds