Searched refs:C_DDR_REG_PHY_TIMING (Results 1 - 2 of 2) sorted by relevance

/openwrt/package/boot/uboot-oxnas/files/board/ox820/
H A Dddr.h133 #define C_DDR_REG_PHY_TIMING (DDR_PHY_BASE + 0x50) macro
H A Dddr.c165 *(volatile UINT *) C_DDR_REG_PHY_TIMING = reg_tmp;

Completed in 26 milliseconds