Searched refs:NCPU (Results 1 - 25 of 121) sorted by relevance

12345

/opensolaris-onvv-gate/usr/src/uts/sun4u/sys/
H A Dmachparam.h69 * Maximum cpuid value that we support. NCPU can be defined in a platform's
73 #define NCPU 64 macro
75 #ifndef NCPU
76 #define NCPU 32 macro
80 #if (NCPU <= 1)
82 #elif (NCPU <= 2)
84 #elif (NCPU <= 4)
86 #elif (NCPU <= 8)
88 #elif (NCPU <= 16)
90 #elif (NCPU <
[all...]
H A Dcpr_impl.h124 struct sun4u_cpu_info sci[NCPU]; /* 0x348 */
/opensolaris-onvv-gate/usr/src/uts/sun4u/starcat/sys/
H A Ddomaind.h47 sig_state_t cpu_sigs[NCPU]; /* state for present CPUs */
48 uint32_t resetinfo_off[NCPU]; /* resetinfo offsets */
/opensolaris-onvv-gate/usr/src/cmd/mdb/i86pc/modules/apix/
H A Dapix.c32 static apix_impl_t *d_apixs[NCPU];
33 static int d_ncpus = NCPU;
64 d_ncpus = NCPU;
66 if (d_ncpus == 0 || d_ncpus > NCPU)
67 d_ncpus = NCPU;
/opensolaris-onvv-gate/usr/src/uts/sun4v/sys/
H A Dmachparam.h56 * Maximum cpuid value that we support. NCPU can be defined in a platform's
59 #ifndef NCPU
60 #define NCPU 512 macro
63 #error "Must define NCPU_LOG2 together with NCPU"
66 /* NCPU_P2 is NCPU rounded to a power of 2 */
75 #define MAX_CPU_CHIPID NCPU
225 #define PPMAP_FAST_SIZE (MAXPP_SLOTS * PAGESIZE * NCPU)
/opensolaris-onvv-gate/usr/src/uts/sun4/sys/
H A Divintr.h48 #define MAX_RSVD_IV ((NCPU * 3) + 256) /* HW and Single target SW intrs */
102 intr_vec_t *iv_pil_xnext[NCPU -1]; /* For CPU1 through N-1 */
H A Dxc_impl.h125 for (pix = 0; pix < NCPU; pix++) { \
147 for (pix = 0; pix < NCPU; pix++) { \
168 for (pix = 0; pix < NCPU; pix++) { \
195 for (pix = 0; pix < NCPU; pix++) { \
278 extern uint_t x_dstat[NCPU][XC_LOOP_EXIT+1];
279 extern uint_t x_rstat[NCPU][4];
/opensolaris-onvv-gate/usr/src/uts/sun4/os/
H A Dmp_states.c45 static int kern_idle[NCPU]; /* kernel's idle loop */
96 ASSERT(cpuid < NCPU);
107 for (i = 0; i < NCPU; i++) {
143 ASSERT(cpuid < NCPU);
146 for (i = 0; i < NCPU; i++) {
154 for (i = 0; i < NCPU; i++) {
H A Dmp_startup.c52 struct cpu *cpu[NCPU]; /* pointers to all CPUs */
53 uint64_t cpu_pa[NCPU]; /* pointers to all CPUs in PA */
54 cpu_core_t cpu_core[NCPU]; /* cpu_core structures */
270 int trap_trace_inuse[NCPU];
551 ASSERT(cpuid < NCPU && cpu[cpuid] != NULL);
661 extern struct cpu *cpu[NCPU]; /* pointers to all CPUs */
736 for (cpuid = 0; cpuid < NCPU; cpuid++) {
H A Dx_call.c43 uint_t x_dstat[NCPU][XC_LOOP_EXIT+1];
44 uint_t x_rstat[NCPU][4];
50 int xc_spl_enter[NCPU]; /* protect sending x-call */
62 } xc_mbox[NCPU];
131 for (pix = 0; pix < NCPU; pix++) {
154 for (pix = 0; pix < NCPU; pix++) {
777 for (pix = 0; pix < NCPU; pix++) {
857 for (pix = 0; pix < NCPU; pix++) {
873 for (pix = 0; pix < NCPU; pix++) {
/opensolaris-onvv-gate/usr/src/uts/i86pc/os/
H A Dmlsetup.c391 boot_ncpus = NCPU;
394 if (boot_ncpus <= 0 || boot_ncpus > NCPU)
395 boot_ncpus = NCPU;
406 max_ncpus = NCPU;
409 if (max_ncpus <= 0 || max_ncpus > NCPU) {
410 max_ncpus = NCPU;
421 if (boot_max_ncpus <= 0 || boot_max_ncpus > NCPU) {
/opensolaris-onvv-gate/usr/src/uts/sun4v/os/
H A Dsuspend.c358 cpu_pg_t *pgps[NCPU];
371 for (id = 0; id < NCPU; id++) {
393 for (id = 0; id < NCPU; id++) {
409 for (id = 0; id < NCPU; id++) {
421 for (id = 0; id < NCPU; id++) {
434 for (id = 0; id < NCPU; id++) {
H A Dfillsysinfo.c54 struct cpu_node cpunodes[NCPU];
120 if (cpuid >= NCPU) {
258 if (lcpuid >= NCPU)
327 idx = NCPU + i;
343 if (lcpuid >= NCPU)
873 * available. Else, base it on NCPU.
880 ncpu_guest_max = NCPU;
1207 * Returned values: cpuid2pset[NCPU], nctxs[NCPU], md_gen
1245 cp = kmem_alloc(sizeof (mde_cookie_t) * NCPU, KM_SLEE
[all...]
/opensolaris-onvv-gate/usr/src/uts/i86pc/sys/
H A Dmachparam.h56 #define NCPU 256 macro
59 #define NCPU 32 macro
63 /* NCPU_P2 is NCPU rounded to a power of 2 */
/opensolaris-onvv-gate/usr/src/cmd/mdb/common/mdb/
H A Dmdb_param.h134 #define NCPU _mdb_ks_ncpu macro
/opensolaris-onvv-gate/usr/src/uts/sun4u/opl/sys/
H A Ddrmach.h218 volatile uchar_t stat[NCPU];
231 volatile ushort_t error[NCPU];
233 struct memlist *cpu_ml[NCPU];
246 uint64_t nbytes[NCPU];
/opensolaris-onvv-gate/usr/src/cmd/mdb/i86pc/modules/unix/
H A Dunix.c44 static apix_impl_t *d_apixs[NCPU];
80 size_t ttc_size = sizeof (trap_trace_ctl_t) * NCPU;
108 for (i = 0; i < NCPU; i++) {
139 for (i = 0; i < NCPU; i++) {
182 mdb_free(wsp->walk_data, sizeof (trap_trace_ctl_t) * NCPU);
407 trap_trace_ctl_t ttd_ttc[NCPU];
460 for (i = 0; i < NCPU; i++) {
519 size_t ttc_size = sizeof (trap_trace_ctl_t) * NCPU;
545 if (addr >= NCPU) {
/opensolaris-onvv-gate/usr/src/uts/sun4u/cpu/
H A Dus3_cheetah.c162 #if (NCPU > IDSR_BN_SETS)
174 #if (NCPU <= IDSR_BN_SETS)
175 for (i = 0; i < NCPU; i++)
186 for (i = 0; i < NCPU; i++)
215 #if (NCPU <= IDSR_BN_SETS)
278 #if (NCPU > IDSR_BN_SETS)
H A Dopl_kdi.c73 for (rc = 0, i = 0; i < NCPU; i++) {
H A Dspitfire_kdi.c74 for (rc = 0, i = 0; i < NCPU; i++) {
H A Dus3_kdi.c74 for (rc = 0, i = 0; i < NCPU; i++) {
/opensolaris-onvv-gate/usr/src/uts/sun4u/os/
H A Dcmp.c107 for (i = 0; i < NCPU; i++) {
120 if (i == NCPU) {
/opensolaris-onvv-gate/usr/src/cmd/mdb/common/kmdb/kctl/
H A Dkctl_auxv.c79 kav->kav_ncpu = NCPU;
/opensolaris-onvv-gate/usr/src/uts/common/os/
H A Dclock_tick.c139 cpu_t *clock_tick_cpus[NCPU];
140 clock_tick_cpu_t *clock_tick_cpu[NCPU];
179 buf = (uintptr_t)kmem_zalloc(size * NCPU + CLOCK_TICK_ALIGN, KM_SLEEP);
189 for (i = 0; i < NCPU; i++, buf += size) {
H A Dftrace.c274 for (i = 0; i < NCPU; i++) {
289 for (i = 0; i < NCPU; i++)
315 for (i = 0; i < NCPU; i++)
336 for (i = 0; i < NCPU; i++)

Completed in 472 milliseconds

12345