Searched refs:regSDMA1_QUEUE5_RB_BASE_HI_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h1477 #define regSDMA1_QUEUE5_RB_BASE_HI_BASE_IDX 0 macro
[all...]
H A Dgc_11_0_3_offset.h1489 #define regSDMA1_QUEUE5_RB_BASE_HI_BASE_IDX 0 macro
[all...]

Completed in 425 milliseconds