Searched refs:regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h501 #define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX 0 macro
[all...]
H A Dgc_11_0_3_offset.h507 #define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX 0 macro
[all...]

Completed in 495 milliseconds