Searched refs:regSDMA0_QUEUE0_MIDCMD_DATA2_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h257 #define regSDMA0_QUEUE0_MIDCMD_DATA2_BASE_IDX 0 macro
[all...]
H A Dgc_11_0_3_offset.h263 #define regSDMA0_QUEUE0_MIDCMD_DATA2_BASE_IDX 0 macro
[all...]

Completed in 435 milliseconds