Searched refs:regCP_GFX_HQD_HQ_CONTROL0_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_offset.h4449 #define regCP_GFX_HQD_HQ_CONTROL0_BASE_IDX 0 macro
[all...]
H A Dgc_11_0_3_offset.h4673 #define regCP_GFX_HQD_HQ_CONTROL0_BASE_IDX 0 macro
[all...]

Completed in 428 milliseconds