Searched refs:regCP_CPC_IC_BASE_LO (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v11_0.c2142 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO,
2430 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO, addr);
3518 WREG32_SOC15(GC, 0, regCP_CPC_IC_BASE_LO, adev->gfx.mec.mec_fw_gpu_addr);
H A Dgfx_v9_4_3.c1420 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_CPC_IC_BASE_LO,
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h581 #define regCP_CPC_IC_BASE_LO 0x10b9 macro
H A Dgc_9_4_3_offset.h3042 #define regCP_CPC_IC_BASE_LO 0x10b9 macro
H A Dgc_11_0_0_offset.h9726 #define regCP_CPC_IC_BASE_LO 0x584c macro
[all...]
H A Dgc_11_0_3_offset.h10286 #define regCP_CPC_IC_BASE_LO macro
[all...]

Completed in 726 milliseconds