Searched refs:regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_8_0_offset.h2555 #define regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX 0 macro
H A Dmmhub_1_7_offset.h4351 #define regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX 0 macro
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h6617 #define regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX 0 macro
H A Dgc_9_4_3_offset.h1457 #define regATC_L2_CACHE_4K_DSM_INDEX_BASE_IDX 0 macro

Completed in 573 milliseconds