Searched refs:mmVGA_RENDER_CONTROL (Results 1 - 22 of 22) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/amdgpu/
H A Dgmc_v6_0.c244 tmp = RREG32(mmVGA_RENDER_CONTROL);
246 WREG32(mmVGA_RENDER_CONTROL, tmp);
H A Dvi.c603 vga_render_control = RREG32(mmVGA_RENDER_CONTROL);
617 WREG32(mmVGA_RENDER_CONTROL,
629 WREG32(mmVGA_RENDER_CONTROL, vga_render_control);
H A Dgmc_v7_0.c279 tmp = RREG32(mmVGA_RENDER_CONTROL);
281 WREG32(mmVGA_RENDER_CONTROL, tmp);
H A Damdgpu_cik.c980 vga_render_control = RREG32(mmVGA_RENDER_CONTROL);
994 WREG32(mmVGA_RENDER_CONTROL,
1006 WREG32(mmVGA_RENDER_CONTROL, vga_render_control);
H A Dgmc_v8_0.c453 tmp = RREG32(mmVGA_RENDER_CONTROL);
455 WREG32(mmVGA_RENDER_CONTROL, tmp);
H A Ddce_v11_0.c476 tmp = RREG32(mmVGA_RENDER_CONTROL);
481 WREG32(mmVGA_RENDER_CONTROL, tmp);
H A Ddce_v10_0.c454 tmp = RREG32(mmVGA_RENDER_CONTROL);
459 WREG32(mmVGA_RENDER_CONTROL, tmp);
H A Ddce_v8_0.c391 tmp = RREG32(mmVGA_RENDER_CONTROL);
396 WREG32(mmVGA_RENDER_CONTROL, tmp);
H A Ddce_v6_0.c360 WREG32(mmVGA_RENDER_CONTROL,
361 RREG32(mmVGA_RENDER_CONTROL) & VGA_VSTATUS_CNTL);
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h4393 #define mmVGA_RENDER_CONTROL 0x00C0 macro
H A Ddce_8_0_d.h5133 #define mmVGA_RENDER_CONTROL 0xc0 macro
H A Ddce_10_0_d.h6016 #define mmVGA_RENDER_CONTROL 0xc0 macro
H A Ddce_11_2_d.h7767 #define mmVGA_RENDER_CONTROL 0xc0 macro
H A Ddce_11_0_d.h6093 #define mmVGA_RENDER_CONTROL 0xc0 macro
H A Ddce_12_0_offset.h554 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h17 #define mmVGA_RENDER_CONTROL 0x0000 macro
H A Ddcn_1_0_offset.h388 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]
H A Ddcn_2_1_0_offset.h88 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]
H A Ddcn_3_0_1_offset.h148 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]
H A Ddcn_2_0_0_offset.h32 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]
H A Ddcn_3_0_0_offset.h14 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]
H A Ddcn_3_0_2_offset.h32 #define mmVGA_RENDER_CONTROL 0x0000 macro
[all...]

Completed in 2602 milliseconds