Searched refs:mmUVD_VCPU_NONCACHE_OFFSET0 (Results 1 - 6 of 6) sorted by relevance
/openbsd-current/sys/dev/pci/drm/amd/amdgpu/ |
H A D | vcn_v2_0.c | 380 WREG32_SOC15(UVD, 0, mmUVD_VCPU_NONCACHE_OFFSET0, 0); 473 UVD, 0, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect);
|
H A D | vcn_v3_0.c | 493 WREG32_SOC15(VCN, inst, mmUVD_VCPU_NONCACHE_OFFSET0, 0); 584 VCN, inst_idx, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect);
|
H A D | vcn_v2_5.c | 463 WREG32_SOC15(VCN, i, mmUVD_VCPU_NONCACHE_OFFSET0, 0); 555 VCN, 0, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect);
|
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/vcn/ |
H A D | vcn_2_0_0_offset.h | 650 #define mmUVD_VCPU_NONCACHE_OFFSET0 0x0254 macro
|
H A D | vcn_2_5_offset.h | 721 #define mmUVD_VCPU_NONCACHE_OFFSET0 0x0152 macro
|
H A D | vcn_3_0_0_offset.h | 1097 #define mmUVD_VCPU_NONCACHE_OFFSET0 0x0152 macro
|
Completed in 304 milliseconds