Searched refs:mmUVD_MPC_CHROMA_HITPEND_BASE_IDX (Results 1 - 3 of 3) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_offset.h591 #define mmUVD_MPC_CHROMA_HITPEND_BASE_IDX 1 macro
H A Dvcn_2_5_offset.h756 #define mmUVD_MPC_CHROMA_HITPEND_BASE_IDX 1 macro
H A Dvcn_3_0_0_offset.h1136 #define mmUVD_MPC_CHROMA_HITPEND_BASE_IDX 1 macro

Completed in 189 milliseconds