Searched refs:mmUVD_JRBC_ENC_IB_SIZE_UPDATE_BASE_IDX (Results 1 - 3 of 3) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_offset.h187 #define mmUVD_JRBC_ENC_IB_SIZE_UPDATE_BASE_IDX 0 macro
H A Dvcn_2_5_offset.h202 #define mmUVD_JRBC_ENC_IB_SIZE_UPDATE_BASE_IDX 0 macro
H A Dvcn_3_0_0_offset.h400 #define mmUVD_JRBC_ENC_IB_SIZE_UPDATE_BASE_IDX 0 macro

Completed in 354 milliseconds