Searched refs:mmUVD_CGC_STATUS_BASE_IDX (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h307 #define mmUVD_CGC_STATUS_BASE_IDX 1 macro
H A Dvcn_2_0_0_offset.h507 #define mmUVD_CGC_STATUS_BASE_IDX 1 macro
H A Dvcn_2_5_offset.h500 #define mmUVD_CGC_STATUS_BASE_IDX 1 macro
H A Dvcn_3_0_0_offset.h816 #define mmUVD_CGC_STATUS_BASE_IDX 1 macro

Completed in 139 milliseconds