Searched refs:mmSPI_EDC_CNT (Results 1 - 10 of 10) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_1_offset.h149 #define mmSPI_EDC_CNT 0x0445 macro
H A Dgc_9_1_offset.h675 #define mmSPI_EDC_CNT 0x0445 macro
H A Dgc_9_0_offset.h693 #define mmSPI_EDC_CNT 0x0445 macro
H A Dgc_10_3_0_offset.h2680 #define mmSPI_EDC_CNT 0x11e5 macro
[all...]
H A Dgc_10_1_0_offset.h2595 #define mmSPI_EDC_CNT 0x11e5 macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v9_4.c58 { SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT), 0, 4, 1 },
193 { "SPI_SR_MEM", SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),
196 { "SPI_GDS_EXPREQ", SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),
199 { "SPI_WB_GRANT_30", SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),
202 { "SPI_WB_GRANT_61", SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),
205 { "SPI_LIFE_CNT", SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),
H A Dgfx_v9_0.c4272 { SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT), 0, 4, 1},
6065 { "SPI_SR_MEM", SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),
H A Dgfx_v8_0.c1476 mmSPI_EDC_CNT,
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_d.h1667 #define mmSPI_EDC_CNT 0x2444 macro
H A Dgfx_8_1_d.h1635 #define mmSPI_EDC_CNT 0x2444 macro

Completed in 716 milliseconds